Buch, Englisch, 324 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 522 g
Best Practices and Results
Buch, Englisch, 324 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 522 g
Reihe: Integrated Circuits and Systems
ISBN: 978-1-4419-4231-9
Verlag: Springer US
describes advanced techniques in VLSI circuit placement which is one of the most important steps of the VLSI physical design flow. Physical design addresses the back-end layout stage of the chip design process. As technology scales down, the significance of interconnect optimization becomes much more important and physical design, particularly the placement process, is essential to interconnect optimization.
This book has four unique characteristics. First, it focuses on the most recent highly scalable placement techniques used for multi-million gate circuit designs, with consideration of many practical aspects of modern circuit placement, such as density and routability control, mixed-size placement support, and area I/O support. Second the book addresses dominant techniques being used in the field. This book includes all the academic placement tools that competed at the International Symposium on Physical Design (ISPD) placement contest in 2005 and 2006. Although these tools are developed by academia, many core techniques in these tools are being used extensively in industry and represent today’s advanced placement techniques. Third, the book provides quantitative comparison among the various techniques on common benchmark circuits derived from real-life industrial designs. The book includes significant amounts of analysis on each technique, such as trade-offs between quality-of-results (QoR) and runtime. Finally, analysis of the optimality of the placement techniques is included. This is done by utilizing placement benchmarks with known optimal solutions, yet with characteristics similar to real industrial designs.
is a valuable tool and a must-read for graduate students, researchers and CAD tool developers in the VLSI physical synthesis and physical design fields.
Zielgruppe
Research
Autoren/Hrsg.
Fachgebiete
Weitere Infos & Material
Benchmarks.- ISPD 2005/2006 Placement Benchmarks.- Locality and Utilization in Placement Suboptimality.- Flat Placement Techniques.- DPlace: Anchor Cell-Based Quadratic Placement with Linear Objective.- Kraftwerk: A Fast and Robust Quadratic Placer Using an Exact Linear Net Model.- Top-Down Partitioning-Based Techniques.- Capo: Congestion-Driven Placement for Standard-cell and RTL Netlists with Incremental Capability.- Congestion Minimization in Modern Placement Circuits.- Multilevel Placement Techniques.- APlace: A High Quality, Large-Scale Analytical Placer.- FastPlace: An Efficient Multilevel Force-Directed Placement Algorithm.- mFAR: Multilevel Fixed-Points Addition-Based VLSI Placement.- mPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control.- NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs.- Conclusion and Challenges.
