Khatri / Gulati | Hardware Acceleration of EDA Algorithms | E-Book | sack.de
E-Book

E-Book, Englisch, 192 Seiten, eBook

Khatri / Gulati Hardware Acceleration of EDA Algorithms

Custom ICs, FPGAs and GPUs
1. Auflage 2010
ISBN: 978-1-4419-0944-2
Verlag: Springer US
Format: PDF
Kopierschutz: 1 - PDF Watermark

Custom ICs, FPGAs and GPUs

E-Book, Englisch, 192 Seiten, eBook

ISBN: 978-1-4419-0944-2
Verlag: Springer US
Format: PDF
Kopierschutz: 1 - PDF Watermark



Single-threaded software applications have ceased to see signi?cant gains in p- formance on a general-purpose CPU, even with further scaling in very large scale integration (VLSI) technology. This is a signi?cant problem for electronic design automation (EDA) applications, since the design complexity of VLSI integrated circuits (ICs) is continuously growing. In this research monograph, we evaluate custom ICs, ?eld-programmable gate arrays (FPGAs), and graphics processors as platforms for accelerating EDA algorithms, instead of the general-purpose sing- threaded CPU. We study applications which are used in key time-consuming steps of the VLSI design ?ow. Further, these applications also have different degrees of inherent parallelism in them. We study both control-dominated EDA applications and control plus data parallel EDA applications. We accelerate these applications on these different hardware platforms. We also present an automated approach for accelerating certain uniprocessor applications on a graphics processor. This monograph compares custom ICs, FPGAs, and graphics processing units (GPUs) as potential platforms to accelerate EDA algorithms. It also provides details of the programming model used for interfacing with the GPUs.

Khatri / Gulati Hardware Acceleration of EDA Algorithms jetzt bestellen!

Zielgruppe


Research

Weitere Infos & Material


Alternative Hardware Platforms.- Hardware Platforms.- GPU Architecture and the CUDA Programming Model.- Control Dominated Category.- Accelerating Boolean Satisfiability on a Custom IC.- Accelerating Boolean Satisfiability on an FPGA.- Accelerating Boolean Satisfiability on a Graphics Processing Unit.- Control Plus Data Parallel Applications.- Accelerating statistical static Timing Analysis Using Graphics Processors.- Accelerating Fault Simulation Using Graphics Processors.- Fault Table Generation Using Graphics Processors.- Accelerating Circuit Simulation Using Graphics Processors.- Automated Generation of GPU Code.- Automated Approach for Graphics Processor Based Software Acceleration.- Conclusions.



Ihre Fragen, Wünsche oder Anmerkungen
Vorname*
Nachname*
Ihre E-Mail-Adresse*
Kundennr.
Ihre Nachricht*
Lediglich mit * gekennzeichnete Felder sind Pflichtfelder.
Wenn Sie die im Kontaktformular eingegebenen Daten durch Klick auf den nachfolgenden Button übersenden, erklären Sie sich damit einverstanden, dass wir Ihr Angaben für die Beantwortung Ihrer Anfrage verwenden. Selbstverständlich werden Ihre Daten vertraulich behandelt und nicht an Dritte weitergegeben. Sie können der Verwendung Ihrer Daten jederzeit widersprechen. Das Datenhandling bei Sack Fachmedien erklären wir Ihnen in unserer Datenschutzerklärung.