DeMicheli / Ku | High Level Synthesis of ASICs under Timing and Synchronization Constraints | Buch | 978-1-4419-5129-8 | sack.de

Buch, Englisch, Band 177, 294 Seiten, Paperback, Format (B × H): 155 mm x 235 mm, Gewicht: 476 g

Reihe: The Springer International Series in Engineering and Computer Science

DeMicheli / Ku

High Level Synthesis of ASICs under Timing and Synchronization Constraints


1. Auflage. Softcover version of original hardcover Auflage 1992
ISBN: 978-1-4419-5129-8
Verlag: Springer US

Buch, Englisch, Band 177, 294 Seiten, Paperback, Format (B × H): 155 mm x 235 mm, Gewicht: 476 g

Reihe: The Springer International Series in Engineering and Computer Science

ISBN: 978-1-4419-5129-8
Verlag: Springer US


Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses both theoretical and practical aspects in the design of a high-level synthesis system that transforms a behavioral level description of hardware to a synchronous logic-level implementation consisting of logic gates and registers.

High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses specific issues in applying high-level synthesis techniques to the design of ASICs. This complements previous results achieved in synthesis of general-purpose and signal processors, where data-path design is of utmost importance. In contrast, ASIC designs are often characterized by complex control schemes, to support communication and synchronization with the environment. The combined design of efficient data-path control-unit is the major contribution of this book.

Three requirements are important in modeling ASIC designs: concurrency, external synchronization, and detailed timing constraints. The objective of the research work presented here is to develop a hardware model incorporating these requirements as well as synthesis algorithms that operate on this hardware model.

The contributions of this book address both the theory and the implementation of algorithm for hardware synthesis.

DeMicheli / Ku High Level Synthesis of ASICs under Timing and Synchronization Constraints jetzt bestellen!

Zielgruppe


Research

Weitere Infos & Material


1 Introduction.- 2 System Overview.- 3 Behavioral Transformations.- 4 Sequencing Graph and Resource Model.- 5 Design Space Exploration.- 6 Relative Scheduling.- 7 Resource Conflict Resolution.- 8 Relative Control Generation.- 9 Relative Control Optimization.- 10 System Implementation.- 11 Experimental Results.- 12 Conclusions and Future Work.- References.



Ihre Fragen, Wünsche oder Anmerkungen
Vorname*
Nachname*
Ihre E-Mail-Adresse*
Kundennr.
Ihre Nachricht*
Lediglich mit * gekennzeichnete Felder sind Pflichtfelder.
Wenn Sie die im Kontaktformular eingegebenen Daten durch Klick auf den nachfolgenden Button übersenden, erklären Sie sich damit einverstanden, dass wir Ihr Angaben für die Beantwortung Ihrer Anfrage verwenden. Selbstverständlich werden Ihre Daten vertraulich behandelt und nicht an Dritte weitergegeben. Sie können der Verwendung Ihrer Daten jederzeit widersprechen. Das Datenhandling bei Sack Fachmedien erklären wir Ihnen in unserer Datenschutzerklärung.