Buch, Englisch, Band 166, 158 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 2642 g
Buch, Englisch, Band 166, 158 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 2642 g
Reihe: Lecture Notes in Electrical Engineering
ISBN: 978-1-4939-0080-0
Verlag: Springer
Zielgruppe
Research
Autoren/Hrsg.
Fachgebiete
Weitere Infos & Material
Part I: Introduction and Prior Art.- Timing Closure for Multi-Million-Gate Integrated Circuits.- State of the Art in Physical Synthesis.- Part II: Local Physical Synthesis and Necessary Analysis Techniques.- Buffer Insertion during Timing-Driven Placement.- Bounded Transactional Timing Analysis.- Gate Sizing During Timing-Driven Placement.- Part III: Broadening the Scope of Circuit Transformations.- Physically-Driven Logic Restructuring.- Logic Restructuring as an Aid to Physical Retiming.- Broadening the Scope of Optimization using Partitioning.- Co-Optimization of Latches and Clock Networks.- Conclusions and Future Work.